A low phase noise ring oscillator phase-locked loop for wireless applications by Weltin-Wu, Colin
A Low Phase Noise Ring Oscillator Phase-Locked
Loop for Wireless Applications
by
Colin Weltin-Wu
Submitted to the Department of Electrical Engineering and Computer
Science
in partial fulfillment of the requirements for the degree of
Masters of Engineering in Electrical Engineering
at the
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
May 2005 ( K.W
© Colin Weltin-Wu, MMV. All rights reserved.
The author hereby grants to MIT permission to reproduce and
distribute publicly paper and electronic copies of this thesis document
in whole or in part.
Author ...... .. .. ............................... . ..
Department of Electrical Engineering and Computer Science
May 6, 2005
Certified by ................... .........: .. 
James K. Roberge
1... .. ........ Professor of Electrical Engineering
Accepted by
.Th-eis-Supervisor
-t . .- ~ - ..... . . . . . . . . . . . . . . . . . .
.. _-' hur C. Smith
Chairman, Department Committee on Graduate Students
MASSACHUSESTTS N TT
OF TECHNOLOGY
LIBRARIES
I

A Low Phase Noise Ring Oscillator Phase-Locked Loop for
Wireless Applications
by
Colin Weltin-Wu
Submitted to the Department of Electrical Engineering and Computer Science
on May 6, 2005, in partial fulfillment of the
requirements for the degree of
Masters of Engineering in Electrical Engineering
Abstract
This thesis describes the circuit level design of a 900MHz EA ring oscillator based
phase-locked loop using 0.35um technology. Multiple phase noise theories are con-
sidered giving insight into low phase-noise voltage controlled oscillator design. The
circuit utilizes a fully symmetric differential voltage controlled oscillator with cas-
code current starved inverters to reduces current noise. A compact multi-modulus
prescaler is presented, based on modified true single-phase clock flip-flops with in-
tegrated logic. A fully differential charge pump with switched-capacitor common
mode feedback is utilized in conjunction with a nonlinear phase-frequency detector
for accelerated acquisition time.
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Chapter 1
Introduction
1.1 Mlotivation
The wireless communication world has so far been dominated by resonant tank based
phase-locked loops. The reasons for this, as cited in numerous publications, is the
bandpass filtering nature of resonant tanks helps reduce noise in the oscillator output,
which dominates at frequencies above the loop bandwidth. Because wireless systems
have such stringent phase noise specifications, it has so far been easier to use resonant
oscillators even when the extra effort of designing integrated inductors is taken into
account. The ring oscillator, meanwhile, is still widely used in CDR (clock and
data recovery) and processor clock generation applications, where low phase noise
(or jitter, in the digital world) takes second priority to wide tuning range. In this
paper, we would like to develop a PLL which takes advantage of all the benefits of a
ring-oscillator topology: wide tuning range, small size, and the ability to use an aging
0.35urn CMOS process. At the same time, we attempt the achieve as many GSM900
(Global System for Mobile communications) specifications as possible.
1.2 History
The Phase Locked Loop(PLL) in its current form was first mentioned in a 1932 paper
by a French engineer, de Bellescize.[1] His paper described a way to send and receive
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signals by demodulating the received signal by the carrier frequency with which it
was originally modulated. As opposed to the heterodyne technique introduced in the
20's, the approach bypasses the IF (intermediate frequency) stage and directly brings
the RF down to audio range in one step. The problem here is that not only does
the demodulator need to have the exact frequency of the carrier, it needs to have a
constant phase with respect the the carrier. Actually we'd like to avoid quadrature
phase, because
sin(wt) sin(wt + At) = sin(wt) (sin(wt) cos(At) + cos(wt) sin(At)) (1.1)
so to ensure maximum signal power, we actually want exactly in or out of phase local
oscillators. This idea has its share of problems, and its conception coincided with
the rising success of the superheterodyne. The first widespread use of the PLL was
in CRT (cathode ray tube) based television sets. In a CRT, several magnetic fields
modulate a thin beam of electrons to "paint" the screen, and the screen is coated
with chemicals to produce light. The motion of the beam follows a linear path across
the screen, then returns to the beginning but shifted down by a line's width and
repeats. Since televisions process incoming data in real time, the motion of the beam
is integrally linked with the timing of the incoming data. To get this timing right,
early sets used a primitive form of injection locked oscillators, whose performance
suffered when faced with a degraded received signal. Signal degradation caused the
oscillator to lose synchronization, resulting in visual artifacts such as line tearing,
frame shaking, and moving bars across the picture. The introduction of the PLL
allowed these circuits to be much more robust with respect to signal integrity. Later,
when the NTSC color standard was developed, engineers decided to encode the whole
color spectrum into the phase shift of a three odd MHz sine wave. To determine the
phase shift, a PLL is again necessary.
Another important application of the PLL is to combat Doppler frequency shifts
in space communication systems. As IC technology improved, so did the uses of the
PLL increase. PLL's facilitate stereo FM radio, by utilizing phase as a method of
18
encoding a second variable of information in a signal. Nowadays, PLLs are used as
frequency synthesizers for processors, signal generators, and pretty much anything
else that relies on a digital clock.
1.3 Linear PLL Model
1.3.1 D)ynamic Behavior
f in f out
Figure 1-1: A general block diagram for an integer-N PLL.
A simple block diagram for an integer-N PLL is shown in figure 1-1. Such a
PLL would be typically used as a frequency synthesizer. When used as a frequency
synthesizer, the PLL takes as input a pure tone such as a crystal oscillator output,
and multiplies this to create a periodic output N times higher in frequency. The
application of this is the oscillation frequency of crystals does not extend much beyond
100Mhz, so modern microprocessors and communication circuits all require a precise
way to multiply frequency. The additional benefit of using a PLL is by changing PLL
parameters, an infinitum of output frequencies can be obtained.
The PLL is a feedback system which differs from the classic op-amp feedback
example in that the variable of interest changes unit as we traverse the loop. Many
factors contribute to the nonlinearity of this system, which makes accurate modeling
of the system dynamics difficult. Before considering these higher-order effects, insight
can be gained by treating the PLL as a classic feedback system.
Figure :1-2 shows figure 1-1 redrawn to facilitate feedback analysis. It may be
19
thetain-( theta out
Freiuency Diviher
Figure 1-2: Block diagram for linear feedback analysis of a PLL.
confusing why we are concerned with phase detection if we want to do frequency
multiplication. There are two reasons. The fundamental reason is that w = dO/dt,
so if the feedback system works and drives the error to zero, we have "locked phase"
and therefore the frequencies must also be equal. Secondly, as mentioned in sec-
tion 1.2, some communication architectures such as those which employ quadrature
modulation require precise phase alignment.
For the analysis, let's begin with the "plant" of the PLL, which is the oscillator.
The oscillator has a monotonic relationship between its control signal, a current or
voltage, and the frequency of its output. Let us assume without loss of generality
that we are dealing with a voltage controlled oscillator, or VCO. (some oscillators use
current to control the output frequency, or CCO) The output can be near square,
as in the case of a ring or relaxation oscillator, or nearly sinusoidal, as is the case
with resonant tank based oscillators. Just as with the op-amp, the oscillator input-
output parameter Kv (units of Hz/Volt) is difficult to precisely control. This is where
feedback comes in. The integrator converts the frequency output into a phase output,
which is then divided in the feedback path to feed into the difference block. The
difference block is called a phase detector(PD), or phase-frequency detector(PFD),
depending on its implementation. From this difference in phase we get a control
voltage, which then passes through a filter. It will be clear that the filter is necessary
in that it is the primary way by which the designer can affect the behavior of the
PLL. The filtered output voltage is then fed back into the VCO, which closes the
loop around the VCO. It is important to stress the difference between our PLL model
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and the actual circuit implementation. Even though we have drawn an integrator
and "phase divider" these are not actually present in the circuit. The reality is that
the output of the VCO, which is a periodic waveform, is divided in frequency, which
is the same as saying the output of the divider has a rising edge for every N input
rising edges. This frequency divided wave is then fed into the PFD, which produces
an output proportional to the difference in phases of the two inputs. Therefore it is
more consistent with the circuit to place the integrator right before the PFD. The
reason we put the integrator in the forward path is most PLL performance metrics
are concerned with the Oout/Oin relationship, and placing the integrator before or after
the divider makes no difference as integration is a linear operation.
Denoting the PFD gain as Kd and the filter transfer function as H(s), we arrive
at the input-output relation of
ot_ KdKvH(s)
oil s + KdKH(s)/N
or alternatively,
0oUt NL(s) (13
Oi, 1 + L(s)
where the loop gain, L(s) is defined as
L(s)= KdKH(s) (1.4)
Ns
We will assume right now that the loop filter H(s) is not a highpass filter; the
reason why will obvious in a moment. We immediately notice several things. The
system is at least a first order system, due to the integrator from the VCO. The
PLL acts like a lowpass filter with respect to input phase changes. This is good
news, because we do not want a frequency synthesizer to pass input noise on to the
output. Furthermore, even when the loop filter H(s) = Ao is a simple gain element,
the system has only a constant phase error equal to
L(O) vAo (1.5)KdK21AO
2 1
and thus the frequency error is zero. By adding an integrator to the loop filter, the
phase error can be driven to zero as well; again zero phase error is necessary for
accurate quadrature clocks.
We also see the trade-off between settling speed and input-referred output noise.
If we model H(s) as a dominant pole, i.e.
H(s) = (1.6)
then
0
out AoKdK,
OOUt _ (1.7)
Oin S2 + 1 S + AoKdKv9. yieN-d
Converting the denominator into a canonical form s2 + 2(WnS + w2 yields
= AoKdK = 4TA (1.8)
Wn NT i4AoKdK,
Recalling that settling time is inversely proportional to the damping ratio and
natural frequency, we get
4 4
ts - 2 - 8 - (1.9)
So we see that settling time is inversely proportional to the bandwidth of the loop
filter, which makes sense since forward path roots contribute as roots of the whole
system. From this it seems simple to suggest that we make our loop bandwidth high,
to enable fast phase locking. Unfortunately, as the next section will show doing so
trades off spectral purity of the output signal.
1.3.2 Linear Noise Model
The contribution of noise from the circuit devices to the output noise can be analyzed
just like any other feedback system, except that noise which appears on the PLL
output is neither voltage noise nor current noise, but phase noise. More precisely,
while the signal we will measure will be a voltage and thus noise appears as voltage
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fluctuations in the output waveform, we are concerned with how those fluctuations
affect the spectrum of the output. The concept of phase noise will be formally covered
in chapter 3, however an intuitive introduction may be to think of it as deviations in
frequency, where instantaneously one period of the output signal is different than the
next, even though the average period length is constant. In the frequency domain,
these deviations are centered around the output frequency, Nfref so the noise is FM
modulating the output signal. Since we will be using this oscillator to modulate or
demodulate data, these "skirts" around Nfref will distort our data.
fin fout
n2
Figure 1-3: Block diagram with noise sources. We are neglecting the noise source
from the loop filter, because we will design our loop filter such that its noise sources
are negligible compared to the noise of the previous stages.
We revise the diagram as shown in figure 1-3 to include random noise sources
injected at each node of the circuit. The transfer functions from the respective noise
sources are as follows.
KvH(s)
-O~t S (1.10)
n1 1 + L(s)
6out - KdKvH(s)
:+L~s) (1.11)
n2 1 + L(s)
6
out 1
O2+= t 1 (1.12)
n 3 1 + L(s)
Notice that noise from the output of the divider, source n2, has the same transfer
function as noise at the input. This noise is lowpass filtered by the feedback, since
23
H(s) which is still assumed to be of the form 1.6 is in the forward path. The noise nl
present at the output of the detector is even more attenuated since the factor of Kd/N
in the feedback path is stronger than just 1/N. However, the noise at the output of
the VCO is highpass filtered. Thus our output noise performance in frequencies above
our loop bandwidth is limited by how good we can make our oscillator. Intuitively,
slow moving disturbances can be corrected by the loop's feedback, but noise outside
the loop bandwidth is passed as at these high frequencies the loop is effectively open.
1.4 PLL Topologies
Let us consider the implementation of the PFD and loop filter. Until now, we have
vaguely stated that the PFD produces an output proportional to the difference be-
tween input phases, and H(s) lowpass filters this difference. We have not specified
if the output of the PFD is a proportional amount of voltage, current, or chocolate
syrup. There are three standard topologies of detectors.
1.4.1 Analog Multiplier Phase Detector
One implementation of a phase detector is to simply multiply the two inputs together.
Using trigonometry,
sin(wt) sin(wt + ) (in (t sin )) (1.13)
If we assume H(s) is designed to filter the second harmonic out, we have
sin(wt)sin(at + ) - sin (b + (1.14)
Thus this detector produces zero output when the oscillator is in quadrature with the
reference. Unfortunately the proceeding result is also true with two inputs that are
harmonic or sub-harmonic with respect to each other; the average output of the PD
will still be zero. It is because the phase detection characteristic is modulo 27r and
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can not discriminate between harmonically related frequencies that this is called a
PD, not a I-'FD. Furthermore, unless there is an integrator in H(s), this PD requires
a finite frequency error to maintain lock. Since the PD has a voltage output, the
integrator has to be implemented actively, which results in more noise in the loop
filter. This becomes a problem in high performance PLL's.
1.4.2 XOR Phase Detector
Like the multiplicative PD, the XOR takes the digital product of the two input signals
and produces a digital output, whose average is proportional to the phase difference
between the two inputs. Again, this PD will exhibit finite phase error and harmonic
locking. This PD is attractive because of its simplicity and linearity, so some designs
overcome the harmonic locking problem by adding additional frequency detection
circuitry that "coarse locks" the PLL until the PD can take over.[2, 3]
1.4.3 Charge Pump PLLs
The two main problems of the previous PDs were injection locking and finite input
error. The analog multiplier PD has its own problems of biasing and DC offset error
as well. The charge pump PLL solves both these problems in addition to presenting
a topology that is very amenable to integration into a digital process. A basic PFD
and loop filter in charge pump form are shown in figure 1-4.
The PF:D is a digital circuit which creates two outputs, UP and DOWN. The
time these two signal are on is related to the phase difference between the reference
frequency phase and the local oscillator's phase, so the average duty cycle of current
into the capacitor is given as IC = IupTup - IDNTDOWN. In general, we make
IUP = IDN = ID SO IC = IDAO. The advantage of using a current proportional to
phase difference instead of a voltage is that by hanging a capacitor as shown, we get
a free noiseless integrator. This drives steady state phase error to zero. The problem
of phase/frequency detection is overcome by the PFD. Since it has two outputs which
drive switches instead of analog filters as was the case with the multiplier based PD's,
25
up
Uf
Vcti
Figure 1-4: A simple charge pump based phase/frequency detector and loop filter. In
general, the capacitor is part of H(s) but it is drawn outside for explicitness.
the PFD has relaxed driving requirements. The PFD usually contains some state
storage elements such as latches which help extend the detection range to prevent
harmonic locking.
; 8
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Figure 1-5: Comparison between typical PD and PFD characteristics. On the left,
a PD has phase response modulo 27r, so it can not discriminate between harmonics
of frequencies. The PFD on the right not only has extended range, but avoids the
harmonic locking problem.
An additional advantage of the charge pump based PLL is it is a digital circuit.
While the analog multiplier has bias sources, output dynamic range problems, and de
offset requirements, a charge pump's primary limitation is the voltage swing across
26
the capacitor must keep the source transistors in saturation to remain linear. The
MIOSFETs in the PFD and charge pump switches are all used as digital devices.
For its circuit simplicity and the volume of preexisting documentation, we will use a
charge pump topology for our PLL.
1.5 GSM900 Standards
The GSM900 standard is a comprehensive set of specifications by which all cellular
communication systems in its category must adhere. This includes specifications for
the whole path of the signal, from audio at one mouthpiece, to coding, to modulation,
to transmission, receiving, demodulation and decoding at the other end. We will
focus on a basic subset of the specifications regarding frequency synthesizers in this
thesis. This covers oscillator operating range, transient performance, and phase noise
specification. As some of these terms have not been rigorously defined, they will be
introduced throughout the thesis when appropriate.
1.6 Thesis Organization
Chapters 2 and 3 deal with preliminary noise calculations, which provide insight into
PLL design. Chapter 4 discusses the design of a ring-oscillator based voltage con-
trolled oscillator, chapter 5 discusses a high speed programmable frequency divider,
chapter 6 talks about the PFD and charge pump design, chapter 7 goes into the de-
sign of H(s) and how it affects the loop performance, and we conclude with chapter 8
which shows complete system analysis. Performance results for each block are given
in the final chapter rather than distributed throughout the thesis.
27
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Chapter 2
Device Noise
Intuitively, noise is the random, perturbation of a signal which degrades the original
content. In all but a few specific applications, noise is an unwanted quantity and we
design our circuit to reduce it. Precisely, noise is the disturbance of the output signal
due to intrinsic properties of the devices within, properties which are also fundamental
to the operation of the device, and thus unavoidable. The three types of such noise
are thermal noise, shot noise, and flicker noise. Thermal noise and shot noise are both
white noise sources, while flicker noise power is inversely proportional to frequency,
leading some to call it 1/f noise.
Engineers are often careless and lump any undesired signal appearing at the output
of a circuit as noise. This is counterproductive to understanding what causes noise,
how we carn deal with it, and what fundamentally limits our performance in a given
circuit. For example, an audio amplifier which hums when no signal is applied is
probably not humming due to device noise, rather some internal wiring is picking up
the 60Hz stray magnetic field from a nearby power transformer. A sensitive analog
section of a mixed signal chip which has a strong component of the digital section
clock frequency in its output is not exhibiting internal noise. Poor shielding between
sections is allowing coupling through the substrate across the chip, and thus not an
intrinsic circuit effect. A simple minded approach is if the offending signal is well
defined or narrowband in the spectra domain, it most likely isn't intrinsic device
noise. In this section we will look at how device noise arises, and how it affects circuit
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operation.
Fundamental to noise is the concept of random versus deterministic sources, and
basic probability theory. Instead of including what is a rehash of every basic math
text, the reader is urged to consult references [1] and [2].
2.1 Noise Types
2.1.1 Thermal Noise
Thermodynamics tells us that the energy of a system is proportional to its tempera-
ture. Thus, for an electron at non-zero temperature, it undergoes brownian motion
with excitation proportional to its temperature. As the flow of electrons gives rise
to currents, randomly moving electrons produce a randomly varying current. Be-
cause the thermal velocities of electrons exceed drift velocities,1 the noise generated
is independent of dc current. Indeed the noise power has been shown empirically to
be PNA/Af = kT where k is Boltzmann's constant, 1.3807. 10- 23 J/K.[3] We define
noise power to be maximum power deliverable to a load. This was explained theo-
retically using the equipartition theorem by Nyquist at the same time.[4] From the
maximum power transfer theorem, this is when the load impedance equals the source
impedance, so if we model a noisy resistor by an ideal resistor in series with a noise
voltage source2 v2 or in parallel with a noise current source i2, our expressions for
noise voltage and current become[2]
V2 G i2 R
- . = U (2.1)Af 4 Af 4 = kT
Of course if this were true for all frequencies our noise power would be infinite,
which is impossible. However it has been shown to be true up to 1013Hz, which is
three orders of magnitude above our device fT, so for our purposes we can consider
1Although diffusion electron velocity exceeds drift velocity, under special conditions the drifting
of electrons generates noise which can not be ignored, more on this later.
2 When speaking of random zero-mean sources, it is more informative to speak in terms of mean-
squared density, with units of V2 /Hz or A2 /Hz.
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this white noise, with Gaussian amplitude distribution.[l] Note in general that the
amplitude distribution (PDF) of the random variable is unrelated to the spectral
distribution (PSD) of the random variable. Thermal noise has a flat PSD and a
Gaussian PDF.[5]
2.1.2 Shot Noise
Although MOSFET noise has been traditionally considered to be dominated by ther-
mal and flicker noise, it is useful to present an interesting result by Sarpeshkar,
Delbriick, and Mead [6].
Shot noise is due to the quantization of current into the flow of discrete particles,
electrons. Imagine electrons sitting in a charge gradient. Diffusion current will flow
as a poisson process with arrival time A = I. [7] At some time to an electron travels
from one terminal of a device to the other. The circuit surrounding the device sees
an impulse response of current due to the single electron transfer, h(t - To) with the
property that f h(t)dt = q. Current then is the superposition of all of these impulse
responses, one for each arrival time
ti <t
i(t) = E h(t - (2.2)
i
Due to the probabilistic arrival nature of each electron, we can compute the spectral
density of current noise, which is computed to be
'2
in = 2qI (2.3)
Note that the PSD of shot noise is also white, which is true until the we approach the
time constant of the transit time across the device, from one terminal to the other.
In a diode, this is the transit time across the depletion region. In a sub-threshold
MOSFET, this is the transit time from source to drain. Further investigation reveals
that the PDF of shot noise is also Gaussian.[1]
The result presented in [6] suggests that thermal noise and shot noise are fun-
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damentally the same noise generator under different names. While the underlying
source of the noise has little consequence for the rest of this paper, unifying theories
are nice.
2.1.3 Flicker Noise
Unlike thermal and shot noise, whose spectra is well defined by fundamental physical
constants such as q and k, flicker noise is not as well understood. Several theories
exist to the source of flicker noise. Flicker noise has been observed to be higher in
devices which rely on surface interactions such as the Si-SiO2 interface in a MOSFET
than the diffusion conduction in a BJT. [2] This observation has lead to a theory called
the McWhorter number fluctuation model,[8] which says flicker noise is generated by
interface impurities which randomly trap and release charge, leading to fluctuations
in current. The other well accepted model, the Hooge mobility fluctuation model,
says variations in the surface mobility cause random scattering of carriers, and thus
noise. Either way, the spectral density takes on the form[1]
'2 Ia
AA = Kf (2.4)A f fb
Where Kf is a fitting constant which varies between device types, and even from
device to device on the same substrate. The constant a varies between 0.5 to 2, and
thus flicker noise is dependent on direct current flow. The constant b is around 1,
which is why flicker noise is sometimes called 1/f noise. Note that unlike thermal and
shot noises, which do not have free parameters in their models, 1/f noise has three,
which makes analysis by hand and simulation difficult. Even if test data is available
from previous fabrication runs from the same process, the great variance in the fitting
parameters makes estimation crude at best.
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A B C
Figure 2-1: (A) shows a device which has internal noise. We model this in two ways,
(B) shows an ideal noiseless device with a shunt current source, (C) is the same device
but wit a series noise voltage source. Note that although the sources have polarity,
since we only define noise by its RMS, the signals are non-polar.
2.2 Resistors
When modeling a device's noise for circuit analysis, it is standard to replace the device
with an "ideal" noiseless device with a either a voltage noise source in series with or
a current noise source in parallel with its terminals, as shown in figure 2-1.
The main source of noise in resistors is thermal noise, so the equation for the
noise source is given by 2.1. For resistors with DC currents flowing through them,
1/f noise begins to appear as well, in varying degrees depending heavily upon resistor
construction. In particular, carbon composition resistors show strong 1/f noise.[1]
This 1/f noise is called "excess noise" and is an additive term to the existing thermal
noise spectra.[2] However, since the integrated resistors in our CMOS process do not
show strong!; 1/f noise, nor do we have DC currents flowing through them, we will
neglect the excess noise of resistors.
35
P
2.3 Capacitors and Inductors
Ideal capacitors and inductors generate no noise of their own, a result of the fluctuation-
dissipation theorem. [9] Loosely, a system is coupled to the external world by dissipat-
ing energy into thermal energy; hence, if a system dissipates no energy, there can be
no thermal energy transfer, and thus no noise. Since ideal capacitors and inductors
are lossless, they have no noise. However, no real device has ideal characteristics.
Capacitors have both series resistances due to resistive contacts as well at leakage
paths across the two plates.
In integrated capacitors, the insulator is SiO2, which is an excellent insulator. The
plates of the integrated capacitor are either metal layers, polysilicon, or sections of
heavily doped substrate. Metal is most conductive, so it has very low series resistance.
Unfortunately, the metal-metal layer spacing is highest, so this capacitance is lowest
per unit area. At the other extreme, capacitors formed with poly-substrate plates are
simply MOSFETs with the drain and source tied together as a terminal. The unit
capacitance is the gate capacitance, which is very large due to the thinness of the gate
oxide, 78A in a 0.35pm process. Unfortunately, one of the plates is polysilicon, which
is nowhere nearly as conductive as metal, and the other is the inverted MOSFET
channel, also far from ideal.
In integrated inductors, flat spirals are made with a metal layer. Given some
processes' lack of any angle other than right, and the heavy parsitic capacitances
present in such a structure, the Q of integrated inductors are deplorably low. This
aside, the metal wire which forms the inductor has a resistance, and this resistance in
series with the ideal inductance has noise. Conveniently, a ring oscillator PLL avoids
using inductors completely.
For both capacitors and inductors, we must find its parasitic dissipation elements,
and from these calculate their contributions to noise. For tank based integrated
oscillators, not only do the parasitic elements kill the tank Q, they add noise!
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2.4 MIIOSFET
The MOSFET is dominated by two noise sources, thermal and flicker. Thermal noise
arises from the finite conductance of the channel in which the mobile carriers flow.
Since there is a vertical electric field in the channel due to the gate-body voltage
differential, carriers are attracted to the Si-SiO2 interface, where they interact with
impurities, thus creating 1/f noise as outlined in section 2.1.3. Several models and ex-
pressions for these noise sources exist in the literature. A sampling will be presented,
and in subsequent calculations, the worst case analysis for the given operating point
will be used.
2.4.1 Thermal Noise Above Threshold
Saturation
Among the standard texts which deal with noise, the case of above threshold sat-
uration is given the most coverage, since it is the most common bias condition for
MOSFETs in analog circuits. The standard equation given in many analog design
textbooks for the drain current noise in this case is given in [1] as
_2 8
= -kTgm (2.5)Af 3
where
W
gm = / 2 nCox ID (2.6)L
is the gate transconductance. For a sanity check, we can convert equation 2.1 into a
similar form, = 4kTG, then compare it with to equation 2.5 to see that our effec-
tive drain-source conductance is 2g, which is odd, because the gate-source transcon-
ductance is independent of drain-source transconductance. Before delving further, we
need to first define long versus short channel devices. Long channel devices are consid-
ered MOSFIETs with channel lengths 1m and above, while short channels constitute
anything below. As our channel lengths shorten, second order physical effects come
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into play, such as channel length modulation, velocity saturation, and drain-induced
bias lowering.
The model used above was developed before the existence of short channel devices,
and unfortunately several popular texts do not differentiate between the two. The
expression 2.5 is derived from a model found in [9] which is given below:
2
n = 4kThgdo (2.7)Af
Where y = when the model was originally developed. The zero voltage drain-source
transconductance gd0 is defined as
9dO = PnC,,o. (VGS - VTn - VDS)VDS=O = nCoz L (VGS - VTn) (2.8)
Now we can see that 9d0 = gm, which can also be explained intuitively by thinking
of how the carriers are distributed in the channel of a MOSFET for zero VDS. The
drain current due to drift is proportional to -AnQE, where Q is the carrier density
in the channel, and E is the drift field due to VDS. As VDS increases, it loses control
over ID relative to VGS because incremental increases in E have less effect when E is
already large. However when VDS is zero, changes in Q and changes in E have equal
weight, hence gM=gdo
As short channel devices became available, the model for noise was modified to
allow y to change. As the device length shrinks, the electric field increases to the point
that further increases do not increase the carrier velocity. This velocity saturation
leads to hot carrier effects. [10] Furthermore, channel length modulation becomes more
noticeable, causing drain voltage to control the drain source noise.
Triode
Some texts[11] use equation 2.5 to model both saturation and triode. Other texts[l]
take the noise model given in equation 2.7 and extend it to include the triode region
of operation by substituting gdo by 9ds whenever in triode.
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Using equation 2.5 to model triode noise says noise decreases with decreasing VDS,
because in triode the expression for g, becomes Coxr -VDS, linearly dependent on
VDS. Note that although we generally don't speak of g, for a transistor in triode,
this expression is perfectly valid since we define g,, = dI . However, intuitively noise
should not decrease with decreasing VDS; if anything, decreasing VDS should increase
the amount of charge in the channel, thereby increasing the conductance and noise
generation. For an elegant supporting argument, consult [6]. Although it deals with
the subthreshold case, the derivation is general enough to apply here.
With the above reasoning, the alternative triode noise formula is
'2
= 4kT-gds (2.9)Af
for gds set by VDS. The problem with this is that as we approach saturation,
gds = nCox 4Z (VGS - VTn - VDS) approaches zero, and once we are in saturation,
the chosen saturation noise equivalent conductance is once again gdo, which is non-
zero. So we have a discontinuity in the noise value through saturation, which seems
somewhat suspicious.
A More A.ccurate Model
A more accurate model for thermal noise for both the triode and saturation regions
was developed in [12], to account for both short channel effects and valid in both
saturation and triode. The results in [12] also show that while equation 2.5 is invalid
in the triode region, 2.7 is accurate in saturation and triode for long channel devices,
but does not account for the increase in noise as VDS increases in short channel
devices. The reason for this is increases in VDS in short channel devices reduces the
channel leng.th, increasing the channel conductance accordingly. The complete model
for thermal noise in triode is
2 W2 2 2
Tf .- 4kT(VfCs £ (s - V) VDS - y (Vs - V) VDS + 3 DS](2o)
--- 4kTwCxEff [(V - -) VDS (2. 1 4kT L 2E S 2D SJ (2.11)L2E2
39
E
(
oo
0
5V
5 1 ' 0 ' 2 3' 0
Gate Voltage (V)
Figure 2-2: Measurements of zero voltage drain conductance versus gate voltage are
plotted for several gate lengths, while scaling up width proportionally. As the channel
gets longer, gdO loses dependence on W/L.
To account for saturation, replace L with Leff, the effective channel length due
to channel length modulation, and VDS with VD,,at, since in saturation the channel
potential is clamped to VDsat regardless of VDS. This model has similar terms to
the model given in 2.7, the difference is that the model given in 2.10 calculates the
effective conductance of the channel by integrating the channel charge, which is more
accurate than approximating with just gdO.
The model we will use for our devices is derived from 2.7, since it accounts rea-
sonably well for current noise in triode and saturation.[12] By using 9do instead of
gm, we avoid issues of g,, lowering in short channel devices. Figure 2-2 is a plot of
9do for varying gate lengths. Note that as we leave the short channel regime, the
conductance normalizes to be independent of W/L, as it should.
Knowing this, we use MATLAB to generate a polynomial fit to the simulated data
for dO, and produce the function
'2
n = 4kTTgdo(VGs) (2.12)
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With this, we can use HSPICE plots for VGS values of the transistors to get transistor
noise. The choice of y for the 0.4p minimum size devices is estimated from [13, Figure
2] to be y =-- 1 in saturation, a factor of 1.5 times greater than long channel -y = 2/3.
We will correct this later with simulations, but it will be sufficient for hand analysis.
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Figure 2-3: Using a 20 th order polynomial in MATLAB for the go data. Both
conductance values have been normalized to W/L=1. Note the conductance and
hence noise of a P-MOSFET of the same size is lower, as expected. Also note that
the NMOS has a more nonlinear slope, due to increased mobility saturation effects
in N-type devices.
2.4.2 Flicker Noise Above Threshold
We know the equation for flicker noise given in 2.4, all we need to do is determine
the constants Kf, a, and b. Unfortunately, these constants vary so greatly, the best
we can do is make safe approximations. In general, as channel lengths shorten, the
noise shows an increasing dependence on VGS for a constant ID. This is due to
g,, nonlinearities as channel lengths shorten. Furthermore, shorter channel lengths
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increase the drain noise.[8] An investigation into 0.35/m devices show that noise in
n-MOSFETs is an order of magnitude higher than in p-MOSFETs, for both flicker an
thermal noises. This is due to the buried channel of the p-MOSFETs.[14] Values of
Kf range in the literature between 10-2s8 AF to 10-24 A-F.[2, 8] We will use a = b = 1,
and Kf = 10-2 4A.F for conservative calculations.
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Chapter 3
PLL Phase Noise
In our ideal PLL, the frequency of the output is multiplied by the feedback ratio of
the divider, producing an output of frequency N fref. (section 1.3.1) From feedback
theory, we know how perturbations at various points within the loop affect the output.
However our problem with phase noise is now voltage and current noise within the
circuit degrade the spectral purity of the output. If we write the output of our PLL
as
LO = A cos(27rfot + (t)) (3.1)
then fo is the carrier frequency, and o represents the phase noise, or random distur-
bances in phase. In the ideal case, (t) is zero, our output signal is a pair of impulses
in the spectral domain. Now suppose (t) is nonzero. If we use the cosine addition
formula, we get
LO = A cos(0(t))cos(27fot) - A sin(Q(t))sin(27rfot) (3.2)
Now we will assume that (t) is much smaller than l/27rfo, which has to be true if
our oscillator is worth anything. Thus we can approximate our output as
LO = A cos(27rfot) - A. (t)sin(27rfot) (3.3)
From basic signal processing, this shows that the spectrum of the phase noise,
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0(t), is modulated by the carrier to appear centered around fo. This leads to a
problem called reciprocal mixing. In modern frequency division architectures, the
frequency band is divided into many closely spaced channels to maximize bandwidth
usage. Noise in the local oscillator will heterodyne with a channel adjacent to the
channel we wish to receive, thus down-converting a portion of the unwanted channel
along with the desired channel. Since the RF signal power can be very small, any
such interference degrades the SNR of the down-converted signal. For further reading
on receiver topologies, [1, 2] are useful references.
3.1 Phase Noise Definition
Since wireless applications usually also have power requirements, when we speak of
phase noise we usually reference it to the power of the carrier, which is analogous to
SNR. The units of phase noise are then dBc/Hz, which is defined as
Psideband(fO + Af, lHz)\ £(Af) = 10 log ( ibd(fo + Af,1Hz) (3.4)
tParrier
psideband(fO + f, 1Hz) is defined as the power contained in a 1 Hz band centered
at Af off fo. This is also called the power spectral density, and the measurement
bandwidth of 1 Hz is assumed. From equation 3.3 we can plug in to 3.4 to get the
following expression of phase noise:
£(Af) = 10 . log _. 2 = 10. log (3.5)
There are two points to make here. The first to note is the addition of a 1/2 term
after the first equality. This is because up until now, we have not distinguished be-
tween phase noise, 0(t), and possible amplitude distortion A(t) contributing to noise.
If we only want to look at the effect of phase noise, the equipartition theorem of ther-
modynamics states that the noise energy will divide evenly between amplitude and
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phase distortion.'[3, 4, 5] The second point is by removing the temporal dependence
of Pc, we have implied that 0(t) is periodic, or at least stationary. This will be clear
later, when we see that 0(t) is a combination of periodic ripple from the VCO control
voltage and random device noise.
3.2 Jitter
Phase noise is the spectral description of the purity of the output signal, whereas
jitter is the temporal description. Suppose we are counting the zero crossings of a
signal such as 3.1, with (t) zero. Since phase is changing linearly with time, each
zero crossing is timed exactly l/27rfo after the last. Now suppose there is some
phase noise. A positive (t) will cause a zero crossing to occur too soon, while a
negative 0(t) will cause the crossing to arrive late. Digital designers are not concerned
with how the oscillator output will mix with an adjacent frequency, they require a
minimum clock period in which their gates must complete switching. Thus digital
designers use the quantities (YRMS and pk-pk as the RMS and peak-to-peak values
of period after subtracting out the mean period. The idea of peak-to-peak may
not make strict Gaussian sense, considering any peak-to-peak value is theoretically
possible. Therefore designers choose a BER, (bit error rate) threshold which gives
the probability that the jitter will be greater than apk-pk-
Since L(Af) is a continuum of data, it generally contains more information than
the a parameters, unless we make several assumptions on the shape of either L or
the probabilistic distribution of q(t).[6]
3.3 Oscillator Phase Noise Theories
In the previous section we saw how to formulate the concept of phase noise. From
the transfer functions given in equation 1.10, we see that the linear analysis holds
for sources i2 and i- 2, but not i3. The first two sources modulate the VCO control
1We will see that amplitude noise is more controllable, and thus we focus on phase noise.
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voltage, and from this modulation we can determine an expression for 0(t). However,
the effect of i2 is not clear, because it acts upon devices and nodes within the
oscillator, and our linear model does not have the required "modeling resolution" to
explain how the VCO output is affected by its internal noise.
3.3.1 Linear Time-Invariant Models
Tuned Oscillators
A simple model for tuned oscillator phase noise was developed by David Leeson in
1966.[7] The idea is that noise from the active devices is filtered by the tuned tank, and
thus shapes the spectral output. Consider a parallel LC tank with some lossy parallel
resistance. The active negative resistance restores energy to the tank, such that the
negative resistance perfectly cancels the tank's loss. Thus, the noise generated by the
tank sees a perfect LC tank. In this case, we would like to know the impedance of
the tank for small offsets of frequency from resonance:
jL(wo ± ',w)Z(wo + Aw) = 1L( + A + ) (3.6)
I - LCWo: + 2wO~oO + Aw2:
Since o = 1
jL(wo + Aw) jLwo -j
Z(wo + Aw) ;zz: (3.7)
-2LCwoAw - LCAw2 -2LCwoAw 2CAw
Since the tank in reality has finite Q, we will do the substitution Q = woRC to arrive
at
Z(wo + Aw) =2QwoR (3.8)2QAw
Now that we know the tank impedance for small deviations off the carrier, we can
compute the total voltage noise as
2 '2 ' 2
--_ -2 .IZ(jw) 2 i . R2 (3.9)
aco Aw Aw 4Q2 a 2
It is common practice to write current noise as the noise of one resistor times a
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multiplicative factor F, where F is the equivalent number of devices in a circuit.
Since we already have G = 1/R the tank parasitic conductance, let's denote the noise
from the tank resistance in addition to any noise from the energy restoring circuit as
'2
n = F 4kTG (3.10)Af
We have can use d-~ since the spectrum of noise is flat. Substituting this back into
our expression for voltage noise gets us
V2 2 2
zu =F.4kTG R2 w = F 4kTR 2 (3.11)A~W ~ 4Q 2 AW2 4Q 2 AW2
Now we cite equation 3.5 to get the following expression for phase noise
£(Au,) = 10-log= 10-log- (3.12)
2R
The denominator of the logarithm is nothing but the average power dissipated in the
tank. Also, we need to account for the fact that although the tank shapes the output
spectrum of noise, there is a limit to the conductivity of the tank for large Aw, so
there is a noise floor. We account for this by adding 1 to the noise shaping function,
imposing a lower bound on the magnitude of the impedance.
F 2_ + 12
£L(AW)= 10. log F[ 2kT ( i )] (3.13)
Pdiss 2QAw
Note that increasing the tank Q causes Pdiss to decrease inversely. However, the
phase noise is only linearly dependent on Pdiss, and quadratically dependent on Q.
Thus increasing tank Q reduces phase noise, as expected.
We have derived Leeson's model for white noise sources. Further investigation
reveals an additional multiplicative factor is necessary to account for the 1/If corner.
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Leeson's full phase noise model is
(\aw) = 10. log [ Fdi ([2Qc 1 ( | ± )] (3.14)
The problem with this model is it is difficult to compute the fitting parameter, F.
(F stands for "fudge") Also, because this model is linear, it does not explain modu-
lation effects such as why ripple in the VCO control voltage is modulated into carrier
sidebands.
Ring Oscillators
Since the above theory of phase noise is for tuned oscillators, the assumption that
only noise around the carrier frequency contributes seems reasonable, even if it is not
the case. In a ring oscillator however, because there is no bandpass tank, we can not
discard noise at other frequencies.[8]
The noise at frequencies around the carrier is filtered similarly to the tuned oscilla-
tor, but not by a tuned tank, rather by the oscillator's closed loop transfer function.
This filtered noise superimposes upon the output spectrum, and is called additive
noise.
To deal with the noise at low frequencies, it is instructive to look at each stage
separately as a linear amplifier. When analyzing the noise of a linear circuit such as an
op-amp, it is common practice to reflect current noise at each node of the circuit to an
equivalent gate noise voltage. This is done by dividing the current noise by the square
(because we are dealing with mean-squared quantities) of the transconductance from
the input to the node in question. All these gate voltage noise sources are summed
up to get an equivalent voltage noise source. We can then express the control voltage
into our VCO as
VCTL = VCTL + v (3.15)
We know thoutput of ur oscillator i  periodic w th frequency K
We know the output of our oscillator is periodic with frequency K, times the control
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voltage, so
LO = A COS(KVVCTL t) (3.16)
expanding this out to a noise term and a carrier wo = KVVCTL,
vnLO = A cos wot + Kv A t) (3.17)
The proceeding heuristic argument is rigorously carried out in [8] to yield the final
result,
C(Aw) = 10. log 4 I (/ ) ] (3.18)
Razavi goes on to characterize the effect of noise at frequencies around multiples
of wa in a separate case using Taylor approximations. While this is proven to be an
accurate theory by simulation results, it is somewhat cumbersome to break wideband
noise into three sections to analyze separately. The following is a unified phase noise
theory for all oscillators.
3.3.2 Linear Time-Varying Model
The Leeson model for phase noise was developed for tuned tank oscillators, and
not as useful for ring oscillators. Razavi's phase noise theory was conceived with ring
oscillators in mind, but it analyzes noise with a series of cases. Now we discuss Thomas
Lee and Ali Hajimiri's unified linear time-varying (LTV) phase noise model. The
advantage in this model is it does not depend on any oscillator topology, and presents a
normalized metric, the ISF, with which one can compare relative performance between
different oscillators. Furthermore, the LTV theory gives intuitive insight into circuit
methods to improve the phase noise of oscillators. Finally, it explains why ring
oscillators have much poorer phase noise performance than tuned oscillators. The
following derivation for phase noise follows the theory presented in [2], [6], and [9]
with some minor modifications.
The LTV model relaxes time-invariance enough to account for noise phase mod-
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Figure 3-1: A ring oscillator with an impulse of current injected into one node.
ulation, yet remains linear so that we may still use superposition. The time variance
of the model is not troublesome at all, for in the case of an oscillator in steady-
state oscillation, all features of the oscillator are periodic with the output frequency.
Informally, the model determines the transfer function of noise at a node to phase
disturbances at the output through a brute force measurement method. For a fixed
injected disturbance current, the amount of phase disturbance varies with time within
a period, hence the model's time variance. If the ratio of phase disturbance to in-
jected current is calculated for a full period, the phase disturbance impulse response
is calculated. Armed with this impulse response, and leveraging the assumed linearity
of this model, we can then calculate the phase disturbance to an arbitrary injected
current, in particular current noise.
Starting with an arbitrary oscillator, if we inject an impulse of current onto a node,
this disturbs the node voltage by AV = Cnodelqtest where qtest is the area of the current
impulse, and Cnode is the capacitance of the node at time of injection. This voltage
disturbance causes the oscillator output waveform to change momentarily, however
the oscillator returns to steady state oscillation provided the disturbing current is
sufficiently small. The voltage disturbance however leads to a phase shift of the
output. Figure 3-2 is the resulting phase shift for a 25fC impulse of current injected
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Figure 3-2: The same ring oscillator simulated with current injected at different times
into one node. The dashed line represents the undisturbed oscillator output.
into one node of the 3 stage minimum size ring oscillator shown in figure 3-1 at two
different times. On the left, the current has no effect, and the phase is not disturbed.
On the right, the impulse leads to a constant phase offset.
If we repeat the measurement of phase disturbance to current injection many
times over one oscillator period, we can obtain ho(t, T) which is the time dependent
impulse response of phase with respect to current. Note that ho(t, 7) is periodic with
respect to i-. We can write 0(t) = ho(t, T) * i(r). Referring back to figure 3-2, we see
that Q(t) is a step response delayed by time T, with magnitude equal to the resulting
phase shift from the current injection. Therefore ho(t, T) is also a scaled step response
delayed by T.
Lee and. Hajimiri go on to define the ISF F(T), which is h(t, T) normalized by
the charge swing at the node. The reasoning is that if two oscillators have identical
ho(t, T) responses but one has twice the node capacitance as the other, the oscillator
with lower node capacitance experiences twice the voltage disturbance for a given
charge injection. If that oscillator still manages to have the same ho(t, T) then simply
doubling the node capacitance should halve its h(t, 7). Thus the ISF is an intrinsic
measure of oscillator noise properties. We define
F(T) ___(7ho(t, T) = r---)u(t - C) = u(t - T) (3.19)qma Cnode Vma
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One problem with the ISF is that the node capacitance Cnode varies within one
period of the oscillator output. Let us define
A(T) = h(oo0, ) (3.20)
Remember that h(oo, r) is simply the phase disturbance for a current injected at ,
since h(t, r) is just a dependent step function.
Before looking at phase noise for a general i2 /A white noise source, let's consider
what happens when we inject a sinusoidal current I = An cos((nwo + A\w)t) into a
node. We assume that Aw < wo. The equation for phase gives us
(t) = h(t, r) * In(t) (3.21)
roo
= A(-)u(t- T)An cos((nwo + w)T)d- (3.22)
-00
= (u(t- )) (AnA(T) cos(wnr)) dT (3.23)
= (t) * A(t)In(t) (3.24)
We have transformed our time-varying model into a standard linear time-invariant
system. We can show that A(t)In(t) has a low frequency component Aw. To see this,
consider the Fourier series expansion of A(t) = + =l cm cos(mwot+0m). Because
we are dealing with noise which has random phase, we will assume that m is such
that the product of a Fourier component and In(t) is maximal. For example in this
case 0, = 0 because our input is a cosine. If we expand out the product we get
A(t)I~(t) = + E cm cos(mwot) A, cos((nwo + Aw)t) (3.25)
m=l
= A cos((nwo + Aw)t) (3.26)
+ E Cm cos(mwot) [cos(nwot) cos(Awt) - sin(nwot) sin(Awt)]) (3.27)
m= I
An cos((nwo + A)t) (3.28)2 O(1LJ wt
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+ E cm, [cos(mot) cos(not) - cos(mwot) sin(nwot)] cos(Awt)) (3.29)
m=1
The only dc component of the proceeding expansion occurs when m = n. At this
frequency, the left cosine product in equation 3.29 squares, giving us
[cos(nwot) cos(nwot) - cos(nwot) sin(nwot)] cos(Awt) (3.30)
= [cos2(nwot) - cos(not) sin(nwot)] cos(Awt) (3.31)
1 1 I . _ .1 1
+ - cos(2nwot) - - sin(2nwot)I cos(Awt) (3.32)
2 1 1
= + cos 2nwot + cos(Awt) (3.33)
This seems like useless algebra until we take the next step, which is calculating the
phase noise at Aw due to current source I(t). In the time domain, we can calculate
((t) to be
at
d(t) = u(t) * A(t)I(t) = j A(T)I(T)dr (3.34)
-00
A,Co 
- Ac j cos((nwo + dw)Tdr (3.35)
-00
+ i: Ancm [cos(mwoT) cos(nwo) (3.36)
m=1 0o
- cos(mwor) sin(nwoT)] cos(AwT-)dr (3.37)
Now we, take advantage of equation 3.33. Convolving with u(t) is like taking a
moving sum. Therefore, only the lowest frequency components are significant. This
tells us that the only component of the integral which is preserved is for m = n.
Therefore we can simplify equation 3.37 to
t CO C
qOt) j An,2 cos((nwo + Aw)T)dT + A, A cos(AwT7)dT (3.38)
A,co sin((nwo + dw)t) Ac, sin(Awt)2(o + A) 2Aw3.392(no + fL) 2A 
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Note that the term on the left is negligible if n - 0, and if n = 0, the term on the
right is zero since the lowest Fourier coefficient Cm is cl in the sum in equation 3.37.
So our final value for (t) resulting from a current In(t) = A, cos((nwo + Aw)t) is
Ancn sin(Aw) (3.40)(t) = 2Aw(3.40)
Where c, is the nth coefficient of the A(t) Fourier expansion.
If we recall equation 3.5, we can now easily write the phase noise contribution by
a sinusoidal current:
£(Aw) = 10. log ( ()) 10. log (22 = 10. log (4 ) (3.41)
In the frequency domain, white noise is flat, which means all frequencies are
represented equally in power. Therefore, if we would like to know the white noise
current produced phase noise at a Aw offset from the carrier, the components of
noise which we must consider are precisely those I(t) = A cos((nwo + dw)t), for n
ranging from zero to infinity. Mathematically, the phase noise at a Aw offset from
w0 arising from a white noise source of square manitude /Aw i/ s equal to the phase
noise generated by the following signal:
--00
We can substitute this into equation 3.41 to get an expression for the total amount
of phase noise at a given offset:
(Aw) 10. log E (4AW = 10. log (3.43)
= (4A102o ALw 8AW2
=0log ZLLO n (3.44)
Aw 4Aw2
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However, we know by Parseval's theorem,
c = 2o I (t) 2dt = 2A2RIs (3.45)
n=O o
Hence our phase noise for a current noise into one node is
L(Af) = 10 log (n 82R 2) (3.46)
Flicker Noise
This model also makes analysis of flicker noise contribution simple. If we denote
the corner frequency Wl/f, we know at w = wl/f, the flicker noise has value equal to
i 2/AW, the thermal noise. Equating these gives us an expression for flicker noise
i2In1 __ 1f i/
- (3.47)Af A 27irAf
Therefore we can just substitute this noise equation into 3.46 to obtain
(Af) = 10. log ) (3.48)
Now just as we used the thermal noise to get an expression for flicker noise, we will
equate equations 3.46 with 3.48 to obtain the phase noise corner frequency wl/f3.
This corner is so named because it divides the 1/f2 and 1/f 3 regions of the phase
noise plot.
frA RMS 2 s CO Wi/f (3.49)
This tells us that to ensure minimal upconversion of flicker noise into phase noise,
the DC component of A must be small. Simply, we would like to make A odd sym-
metric.
57
3.4 Method for Phase Noise Calculation
Now that we know equation 3.46, we can use this to calculate the complete phase
noise for an oscillator. The method is as follows. Compute A for each node in the
oscillator. Since oscillators are fairly symmetric, we usually only have to do this once.
Compute the current noise from at each node. Again, each node will likely have the
same current noise. Because the noise at a node is a function of the node voltage and
hence periodic just like A, we can define iZ(T) = () · i2 Where o() is a scalingfp e () is a scaling
function with peak magnitude unity. Because a and A both are periodic with period
1O, we simply replace A(T) with A'(r) = a(r) A(r) and do all our calculations with
A'. Therefore our final equation for the white noise (1/f2) region of oscillator phase
noise is given by
£(Af) = 10 log N. fpk 8RM2 s (3.50)A f pk 87r2A f 2
Note that we could multiply by N because we are still assuming linearity, and
hence superposition still holds.
3.5 GSM900 Phase Noise Specification
The GSM900 standard uses time-division multiple-access (TDMA) as well as frequency-
division multiple-access (FDMA) protocols. Because adjacent channel spacing is
200KHz, oscillator phase noise must fall very quickly to avoid the reciprocal mix-
ing problems mentioned at the beginning of this chapter. The plot in figure 3-3
shows the maximum allowable phase noise at a specified offset.
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Figure 3-3: The line represents the maximum phase noise allowed for a given offset
frequency.
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Chapter 4
Voltage Controlled Oscillator
From the proceeding chapter, it is clear that the phase noise performance of the VCO
will set an upper bound for the performance of the system. We therefore focus our
attention first to the VCO. Although we know we would like to use a ring oscillator,
within this category are many choices of topology. Before choosing one, let us begin
with some theory of oscillators.
4.1 Oscillator Theory
We define an oscillator as a circuit which produces a sustained periodic output. From
a system perspective, it is an unstable feedback system. Let us consider a simple am-
plifier connected in feedback configuration, as shown in figure 4-1. Through Nyquist
diagrams or similar linear analysis, we can show that the system will oscillate at the
frequency when the phase shift around the loop is exactly zero, and the loop gain is
Figure 4-1: An amplifier with unity gain negative feedback.
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-4,
Figure 4-2: Four inverters, each with 37r/2 phase shift at 100MHz in a ring.
exactly one. These two criterion are difficult to meet together, and if they are not the
circuit will not sustain oscillation. If the gain at the crossover frequency is anything
but exactly one, the amplitude of oscillation will exponentially rise or decay.
Instead of trying to thread the needle, we design the amplifier with too much gain
at the zero phase point, and employ some sort of circuit to limit the gain. A very
crude limiting mechanism is present in all electrical circuits, namely supply railing.
The simplest method of extending our linear analysis techniques to such nonlinear
limiting systems is through use of describing functions. These are covered extensively
in [1]. Alternatively, an automatic gain control (AGC) circuit may be used, which
may be linear or nonlinear.
In the case of ring oscillators, we can cascade stages in a chain, such that the gain
goes with the power of the number of stages, and the phase shift adds. When doing
this, we must be careful to avoid conditionally stable systems. For example, consider
a single stage inverter with a A = 1 at 100MHz, and the phase shift is -270° at this
frequency. Remember, an inverter already has -180° of phase shift at DC. In other
words, we can model this as a single pole system with
108
A(s) = v° (s) =- (4.1)
vi TS + 1
where is a low ferquency pole several decades below 100MHz. Since the gain is
exactly one at 100MHz, and each inverter contributes 3/2 radians of phase shift, it
makes sense that cascading four such inverters in a ring will produce an oscillator.
Unfortunately, common sense tells us that there is simple solution to this circuit.
64
RL
in·0
Figure 4-3: On the left is a CMOS inverter, the simplest single-ended topology. The
right is a simple differential inverter stage. Note that the frequency tuning mechanism
is not shown. Sometimes RL is replaced with an active load.
The circuit has a stable DC point, which means two of the nodes will be low, and
two will be high. This is an example of a system which is conditionally stable. The
solution to this is for single-ended ring oscillators, the number of stages must be odd.
In differential oscillators, regardless of the number of stages, inverting the connection
between two stages yields a phase shift, so any number of stages may be used.
4.2 Ring Oscillators
4.2.1 Single-Ended vs. Differential
We would like to choose a topology for our oscillator, and the first question we ask is
would we like our oscillator to be single-ended or differential. Here we will compare
the advantages and disadvantages of each.
From the proceeding section, we know that differential oscillators can have an even
65
Fin n -]
number of stages. This is useful, because it means we can have quadrature clocks
without additional circuitry. Tapping the signal at two opposite nodes in a differential
oscillator will be ir/2 radians apart. Single-ended ring oscillators, on the other hand,
require phase shifting or frequency dividing circuits to generate a quadrature clock,
since the phase shift at each node is r/N apart, where N is the odd number of stages
in the ring oscillator.
Referring to figure 4-3, a problem with the differential topology is limited out-
put swing. The differential amplifier has problems with excursions toward ground,
whereas the single-ended stage has rail to rail swing.
One major concern with integrated circuits is substrate noise injection from switch-
ing circuits. In this regard, the differential topology has the advantage, due to con-
stant biasing with Ibias The current remains relatively constant independent of the
differential pair switching. In the single-ended case, crowbar current flows during
each transition, which causes the supply to ripple with the current transient drops
across the resistive supply lines.
By the same token, the power supply insensitivity of differential oscillators is
superior to that of the single-ended oscillators, in the same way that differential
signalling has superior external noise rejection over single-ended signalling.
The phase noise performance of single-ended ring oscillators is very weakly depen-
dent on the number of stages in the ring, whereas increasing the number of stages in
a differential oscillator increases the phase noise, when keeping oscillation frequency
and power constant.[2, 3]. The fundamental reason for this is that the dv/dt of the
node voltage must increase with the number of stages, if oscillation frequency is kept
constant. We also know dv/dt is proportional to the current into the node and the
node capacitance. In a single ended ring oscillator, we increase dv/dt by decreasing
At and increasing charging current, I, thus increasing dv/dt. Since we have decreased
At, the current per transition which is I At remains constant. In a differential topol-
ogy, since I which is limited by Ibias decreases with the number of stages (if we want
total power to stay constant) the only way to increase dv/dt is to decrease the node
capacitance. Using a hand-waving argument, as the noise bandwidth of capacitive
66
systems is elated by kT/C, decreasing C makes the amount of noise increase.
Another noise concern in differential oscillators is the noise from the tail current
source, bi,,. As shown in [4, 2] the low frequency noise from the current source
transistors gets folded into close-in phase noise with varying magnitude dependent
on the syn-mmetry of the ISF for oscillator. Low frequency noise is dominated by
flicker noise, (section 2.1.3) and this is dependent on DC current, Ibias. Since Ibias
is the largest current flowing in the differential oscillator, this noise contribution is
significant. Since differential LC oscillators also employ a tail current source, efforts
have been made at reducing the effect of this noise.[5]
Table 4.1: Comparing the merits of differential versus single-ended ring oscillator
topologies.
Quadrature Output Noise Supply Stage Flicker
Topology Clocks Swing Injection Sensitivity Dependentoise
Noi - Noise
Single-Ended hard full high high no low
Differential easy limited low low yes high
4.3 Oscillator Design
From the previous work in published literature, in conjunction with the device noise
theory developed in chapter 2 and phase noise theory presented in chapter 3 we are
now ready to design our oscillator. As a design guide, we will begin by enumerating
a set of goals which we hope will lead to a low phase noise oscillator.
1. The following goals make the oscillator easier to integrate with the remainder
of the PLL:
(a) or ease of interfacing with the frequency divider, full swing outputs are
desired, which implies a single-ended oscillator.
(b) F'or lower supply sensitivity, a differential topology is desirable.
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Figure 4-4: The delay cell is two main inverters A and B with a latch comprised of
C and D between them to ensure synchronized switching.
(c) For ease of implementing quadrature clocks, a differential topology with
an even number of stages is desired.
2. The following items are to ensure good phase noise performance:
(a) No tail current source, to reduce 1/f modulation.
(b) Make A symmetric.
(c) The MOSFETs in the inverters must be full-on or full-off for as much of
the period as possible.[6] Doing so reduces ARMS.
We propose the following topology, which we claim simultaneously satisfies all the
integration goals, while sacrificing very little from the phase noise goals. A single
delay cell is shown in figure 4-4.
This delay cell is differential, so it is less supply-sensitive and we can use an
even number of stages. However, it retains many of the benefits of a single ended
topology, such as rail-to-rail output swing and there is no tail current source. The
only disadvantage of this pseudo-differential topology as compared to the traditional
differential pair is this switching cell injects more supply noise, as crowbar current
still flows.
The design for this cell is basically an extension to the differential oscillator cell
presented in [6]. Their work uses a similar pseudo-differential pair, however instead
of a full latch, a PMOS cross-coupled pair is used. Furthermore, negative skew clocks
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are used as presented in [7]. In this oscillator, the negative-skewed clocks are not used
because this increases power consumption and also makes the ISF asymmetric. Also,
a cross-coupled NMOS pair is added to the extant cross-coupled PMOS pair to form
a complete latch. This also aids in the symmetry of the ISF, as will be shown.
The latch has internal positive feedback which is used to restore the dv/dt at each
node. By switching fast, we ensure that the main inverters A and B experience full
switching for as much of the period as possible.
4.3.1 Frequency Tuning
So far the cell only has a fixed delay. To implement a variable delay, we will adjust
the strength of the latch inverters C and D. Traditionally, this was done by current
starving the inverters. We propose a new method of current starving the inverters, by
placing the current control transistors at the drains of the switches. Borrowing a page
from charge pump notation, this is called source-switching, and has several advantages
over drain switching.[8] The main advantage for our circuit is the noise reduction it
affords. Referring to figure 4-5, drawing the small signal model of the cascode shows
that transistor M2's noise source i2 is shorted across its own small signal resistance,
since 1/gm is so much smaller than r,. Thus only Ml's noise contributes to the overall
circuit noise. Putting all this together we arrive at the circuit level schematic of our
delay cell, shown in figure 4-6.
The nodes v, and vf independently control the latch's pull-up and pull-down
strengths, respectively. This way we can fine-tune the rise and fall times of the delay
cell to account for process variations by adjusting the common mode voltage of vr
and vf. In the ideal case, the devices are sized such that
vr + f VDD (4.2)
2 2
The complete oscillator schematic is shown in figure 4-7.
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Figure 4-5: Looking into the drain of M1, we see resistance r ,, and into the source of
M2 we see roughly 1/g.
Figure 4-6: Note that the ratio of PMOS to NMOS sizing is equal to in//lp.
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Figure 4-7: The voltage controlled oscillator. Note the inclusion of dummy loads to
ensure delay symmetry between stages.
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Chapter 5
Frequency Divider
The frequency divider is analogous to the feedback path gain in normal feedback
systems; reducing it makes the output larger, and increasing it reduces the output.
In this case increasing the output means making the phase faster, which means a
higher output frequency.
5.1 Fixed Division
5.1.1 Asynchronous Dividers
The simplest divider is a chain of D flip-flops which form an asynchronous counter.
The division ratio is then 2N, where N is the number of stages. However, asynchro-
nous designs have higher jitter in their output because the timing uncertainty of each
stage is compounded upon the uncertainty of its input.
5.1.2 Synchronous Dividers
A synchronous divider has each flip flop clocked by the input clock, with static logic
between each stage to implement the division. The advantage of this is the jitter is
a factor of VN less than in the asynchronous case, since the output is dependent on
the reference clock instead of the input from the previous stage.
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Figure 5-1: The frequency input only feeds the prescaler, while the divided output
of the prescaler feeds the later stages. The prescaler divides by P when the input is
high, and P + 1 when the input is low.
5.2 Variable Division
Increasing the number of possible division ratios in a circuit increases its complexity,
thereby causing power consumption to increase and maximum operating frequency
to decrease. For this reason, we would like to make the high frequency circuits as
simple and small as possible.
5.2.1 Dual-Modulus Prescalers
Dual-modulus prescalers follow this principle by using one high frequency circuit,
the prescaler, followed by several low frequency circuits. The prescaler has only two
possible division ratios, P and P + 1. By varying the modulus of the prescaler, many
division ratios are possible.
To analyze the operation of this circuit, suppose we have just completed a cycle,
i.e. ft has just gone high, and thus counters Q and R have just reset, bringing fot
back low again. Clearly, we will need to have R < Q, otherwise ft will reset it
before it ever goes high. So in one cycle of f,,t, we will count by (P + 1) R times,
and P (Q - R) times. So the total divide ratio is given by
N = R(P + 1) + (Q - R)P = QP + R (5.1)
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Figure 5-2: In a multi-modulus prescaler, the counters Q and R of the dual modulus
prescaler are just nested dual modulus prescalers.
The advantage of this divider is that only the prescaler, sees the high frequency input,
the two programmable counters see at most fin/P.
For a given average divide ratio N, there is a trade-off between a wide division
range around N and power consumption. Supposing N = QP+R for some Q, P, and
R. If we want to have a continuous divide range, we need Q > P because Q > R so to
ensure overlap as we change Q to Q + 1 we need R > P. This means we have an upper
bound on P, and thus a minimum bound on the clock frequency of the programmable
dividers Q and R, which gives us a lower bound on power consumption.
5.2.2 Multi-Modulus Prescalers
The concept of the dual-modulus prescaler is extended in the work by Vaucher et.
al.[1] to both extend division range and reduce power consumption. The divider is
comprised of a cascade of N 2/3 blocks, as shown in figure 5-2. Each 2/3 block has
a 2/3 prescaler and some control logic. In addition to the fin and ft signals, each
block has an input p which tells it to count by 2 or 3, and a modi, signal and mod,,ut
signal.
When the input modin goes high for a particular block, the output modont goes
high either 2 or 3 cycles afterward depending on the input p. At the same time, fot,
which was until this point just fin/2, skips a pulse and outputs fin/3 for one period.
Since the block is counting by its own clock fin, and if this is the Nth block then
fin = fref/2N, dividing by 3 instead of 2 means adding an additional 2N cycles of
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Figure 5-3: The circuit implementation of a 2/3 block in a multi-modulus prescaler.
fref worth of delay. We see that the delay propagates both left to right in the upper
path and right to left in the lower path. If we add up all the delays along the chain,
we get the total division ratio
D = 2N + p _12N- 1 + pn_22N- 2 ... p12 + po (5.2)
This has a full octave of division range, and can be extended even more with tech-
niques shown in [1].
5.3 2/3 Block
The operation of the 2/3 block was outlined in the previous section, now we will
consider the details of its implementation. A schematic for a general 2/3 block is
shown in figure 5-3. To analyze this, it's best to break it into pieces. If we assume
that p is zero for now, we can simplify the figure to be as shown in figure 5-4. The top
two inverters are connected in a negative feedback configuration to form a divide-by-2
counter, and the output f,,t changes every falling edge of fi,. Note furthermore that
mod,,t changes on the falling edge of fin, which is the rising edge of fin. We can then
assume that the block following this one does the same thing, and thus state that
modi, will rise on the rising edge of f,,t. We just said that fot changes on the falling
edge of fi,, so modt will rise half a period of fi, later. With that said, figure 5-5 is
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Figure 5-4: Here we have assumed that p is always 0, so we can remove one of the
flip-flops since its output is stuck high.
a timing diagram showing the behavior of the 2/3 block with p = 0.
Now let us examine how the 2/3 block behaves with p = 1. Ignoring the bottom
two flip-flops for a moment, we see that as before, the two two flip-flops produce fot
which is negative edge clocked and half the frequency with respect to fin,,. Now, as
before consider what happens when modi, goes high. We know modin will go high
on the rising edge of fot. Once again, this brings modout low half a cycle of fin later.
But this time, bringing modout high has the effect of making x low, which brings the
input of the upper left flip-flop low for an extra cycle. This means that fout, which
previously changed every falling edge of fi,,, will now skip one falling edge. Thus, fout
is now divided by three. However, this only lasts one cycle of fout, because modout
goes low again, making x high, and we are back in divide-by-2 operation. A timing
diagram of this is shown in figure 5-7.
5.3.1 Implementation of D Flip-Flops
A primary goal of this circuit implementation is small size, so modified TSPC flip-
flops were chosen for the core circuits. The TSPC technique is outlined in articles
[2, 3].
The dominant high frequency logic type is SCL (source-coupled logic) which uses
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Figure 5-5: We only show fin and fout and not their compliments for clarity.
Figure 5-6: With p = 1, we can drop the AND gate in front of one of the flip-flops.
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Figure 5-7: When p = 1 the signal x is allowed to go low, thus making fout skip one
period of fi,, thereby counting by 3 instead of 2.
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Figure 5-8: The complete flip-flop requires only 7 transistors.
transistors as current steering switches. Since logic levels are implemented in current
instead of voltage, there is little voltage swing on nodes, and thus power is saved and
higher operating frequencies are attained. However, these circuits require an interface
driver to output normal logic levels, a converter at the input, and they consume static
power in the tail current.
The modifications to the TSPC flip-flop are first proposed in [4], and the schematic
for a negative-edge triggered, inverting output D flip-flop is shown in figure 5-8.
The circuit is really the sum of a gated inverter comprised of transistors Ml, M2,
and M3, as well as a latch, which is made up of transistors M4, M5, M6, and M7.
The heart of operation of the flip-flop is that when the first stage can pull down, the
latch can only be pulled up. Let us examine the operation of the latch, shown in
figure 5-9.
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xFigure 5-9: The latch is active when en is low.
When en is high, since M5 is stronger than M4, the node y is pulled down re-
gardless of x. This means the latch is in "hold" mode, as QB is held by the node
capacitance. When en is low, pulling x low anytime will pull y up, and since M7 is
stronger than M6, QB will fall. Note that since y is only actively pulled up, once it
rises while en is low, QB will not rise again until en goes low.
So we see that this latch can pull QB down if x falls when en is low. But referring
back to figure 5-8, x can only fall when en is high. This is why this is a falling edge
flip-flop; the output can only change when clk changes from high to low.
5.3.2 D Flip-Flop with AND
Fortunately this design for a flip-flop makes integrating logic very easy. The 2/3
block is constructed with AND functions, which are traditionally slower than their
inverting counterparts. However, with the inclusion of M2 and M5 into the D flip-flop
as shown in figure 5-11, we have a 9 transistor D flip-flop with AND function.
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Figure 5-10: Equivalent circuits of latch operation. On the left, en is low, and on the
right en is high.
5.4 5 Stage Multi-Modulus Prescaler
The final divider design used in this PLL is a five stage multi-modulus topology,
which is capable of continuous division range between 25 = 32 and 26 - 1 = 63. The
divider is shown in figure 5-12. The final block does not have a modin input, as that
is just tied to VDD so some extraneous logic has been removed. The first 2/3 block is
the highest frequency block, and the delay path has been slightly rearranged in order
to extend its maximum operating frequency at the cost of higher power consumption.
The schematic for the first block is shown in figure 5-13.
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Figure 5-11: The inclusion of two transistors in the first column implements the AND
function.
Figure 5-12: The final topology of the frequency divider.
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Figure 5-13: The first 2/3 block places an inverter between the two upper flip-flops
to remove a critical delay path, as well as compensate for skew between fout and fout.
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Chapter 6
PFD and Charge Pump
The job of the PFD and charge pump is to create a current proportional to the
difference in phase between its inputs. Based on the design of the previous chapters,
we already have several constraints imposed upon our PFD and charge pump. From
the VCO design in chapter 4, since our VCO take a differential control signal, we will
use a differential charge pump. Next, because our divider outputs both a 50% and
33% duty cycle square wave depending on the divide ratio of the final 2/3 block, the
PFD must be duty cycle insensitive. This suggests the PFD is edge triggered.
6.1 Tristate PFD
The tristate PFD is useful because it uses D flip-flops, which have the twofold benefit
of making it duty cycle insensitive, and extending the detection range to 47r. To see
how this is, consider the circuit in figure 6-1. Curiously, each latch is clocked on the
inputs. With the D input tied high in both cases, the signals UP and DOWN rise
when fref and LO rise, respectively. After both have risen, the NAND gate output
goes low, resetting both flip-flops. So the outputs rise with the respective input,
but fall together. The resulting pulse-width difference between the UP and DOWN
signals is proportional to the phase difference in the edges, with respect to the slower
input frequency.
A finer point to consider is the delay in the reset path. Similar to linear class
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Figure 6-1: The tristate PFD employs latches to widen detection range and eliminate
duty cycle sensitivity.
B output stage operation, without some overlap in the UP and DOWN signals, the
phase detector characteristic exhibits some crossover distortion. The reason for this
distortion lies in the charge pump. Just as transistors have non-zero VBE before
turning on, charge pump current switches have finite turn-on and turn-off times. If
the UP or DOWN signals are shorter than this time, a non-linear amount of charge
is deposited on the loop filter. By inserting a delay in the reset path, we ensure a
minimum switch period is observed. Just as with Class B output stages, increasing
the overlap reduces distortion at the cost of hotter transistors, or more power waste.
Switching power supply pulse-width modulation controllers also allow a minimum
and maximum duty cycle for the same reasons.
6.2 Adaptive Bandwidth
As is generally the case with all systems, for a fixed power dissipation we have a
trade-off between speed and accuracy. For PLL's, we trade off between settling time
and noise rejection, which we will explore in detail in chapter 7. In effort to get the
best of both worlds, several approaches have been tried to adaptively control the PLL
bandwidth during different modes of operation. There are two common methods of
implementing this control; by altering the charge pump current, and changing the
loop filter bandwidth.
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In [1], a PLL is designed as both the transmitter and receiver synthesizer for a
GSMI system. Loop bandwidth control is required to optimally meet the specifications
of both modes. This is done in two ways: the charge pump has a selectable current,
which is equivalent to gain control and the loop filter has switchable capacitor and
resistor arrays. While this does enable the PLL to have two different transfer func-
tions, the modes are not switched during operation; it is more of a method to use the
same VCO for two applications. In [2], fast lock time is achieved by simultaneously
increasing the charge pump current and changing the zero locations in the loop filter.
By adjusting the loop filter, the system allows much larger charge pump currents
without instability problems. When the divide ratio changes, separate control logic
tells the PILL to enter "fast lock" mode for a specified time period, then return to
normal bandwidth for noise suppression.
Another approach is to make a PFD with a third output in addition to the
UP/DOWN pulses, which signals when the PFD input error has exceeded some
threshold. The error signal can then turn on another current source, increasing the
charge pump current. This PFD is documented in [3], and a PLL utilizing this PFD
is proposed in [4]. A similar approach it to utilize a pair of parallel PFD and charge
pumps driving the same loop filter, perhaps coming in on different inputs to the
loop filter. By having different loop dynamics for each charge pump, independent
control of loop parameters is gained. This approach appears in [5]. A drawback to
this strategy is the requirement for more circuitry, increasing chip area and power
dissipation.
An interesting method to modulate loop bandwidth in an analog fashion is given
in [6]. Here, a switched capacitor filter sets the charge pump current based on the
absolute value of the phase error. Unfortunately, this approach may have problems
with ripple in the control voltage modulating the charge pump current, as the output
of the switched capacitor filter is always setting the bias of the charge pump current
source.
The approach we will take is a hybrid method, combining the dual charge pump
architecture with a modified PFD. The PFD will send a second set of control signals
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to a simple charge pump, which outputs an analog current proportional to the ab-
solute frequency difference between the two inputs. This method uses a dual charge
pump similar to [5], except the second charge pump is not in the main loop so its
design specifications are relaxed, and its power dissipation is lower. We also use
analog bandwidth control via charge pump current as shown in [6], except we will
implement a dead zone for the second charge pump so that when in lock, the second
loop is effectively inactive. This prevents noise from the second charge pump from
modulating the source current in the main charge pump while we are in lock. As we
will see in section 6.3, this leads to reference spurs in the output.
6.2.1 Frequency Detector
The final PFD design is shown in figure 6-2. The circuitry in the lower left determines
which signal is faster. It clocks a flip-flop off the UP and DOWN signals coming from
the PFD. Because the PFD's outputs have variable rising edges and synchronized
falling edges, we can determine which signal leads another in phase. The pair of
inverters in one path helps avoid a race condition when the two inputs are close to
lock.
The reset flip-flops used in this design are similar to the flip-flops used in the
divider. Because the D input is tied to VDD, we can get away with using only 7
transistors per flip-flop. A schematic of the flip-flop is shown in figure 6-3.
6.2.2 Pulse Based Charge Pump
The subtleties of charge pump design will follow in the next section, but for now
assume the charge pump shown in figure 6-4 gets the job done.
The novelty of this charge pump are the pulse circuits before each switch. By con-
verting a square wave into a fixed-width pulse train, we now have a wave whose average
value is proportional to the input frequency. If we always input the faster wave into
the sinking current source, we will be pulling a current through the PMOS/Capacitor
parallel combination proportional to the absolute frequency difference between the
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Figure 6-2: Note the inclusion 
of dummy delay pass gates 
to better match pulse
arrival times at the charge pump.
Figure 6-3: Flip-flops used in
the PFD with reset signal and 
input tied to VDD.
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Figure 6-4: Charge pump which converts frequency difference into current.
two inputs. This current is then mirrored over to another PMOS, which will become
a source transistor for the main charge pump. The concept of pulse-based computing
originates from spiking neuron circuits, see [7].
The circuit which implements the spike is shown in figure 6-5. The pulse width
is determined by the size of the diode connected transistor in the first leg in relation
to the capacitor size. Again because precise matching is not critical in this section,
small devices may be used.
6.3 Charge Pump Considerations
While a charge pump is conceptually simple, the implementation poses several chal-
lenges which make good charge pump design difficult. As a result, the few good ones
are reused frequently across designs. Let us think of a few reasons why a charge pump
is so hard to design.
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Figure 6-5: A self-biased circuit which generates fixed width pulses.
6.3.1 Current Mismatch
As we saw in figure 1-4, a charge pump is just two switched current sources. Here we
want to know what happens if IUp is not equal to IDOWN. In locked condition, the
control voltage to the VCO is constant, so the average capacitor charging current is
zero. thus,
tupIUP - tdownIDOWN = 0 (6.1)
Suppose we have current source mismatch, so IDOWN = ICP = Iup + AI. Then we
write,
tup (CP + Al) - tdownICP = 0 (6.2)
This leaves us with non-equal up and down pulse times,
Al
tdown - tup = -tup (6.3)
ICP
since we just argued that tp has a minimum pulse width to prevent crossover distor-
tion. To gel- the corresponding phase error for this pulse difference, we need to think
about what Kd is for the tristate PFD and charge pump combination. We saw that
the tristate PFD has detection range from -27 to 2r, so it is natural to say that
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for those extreme phase errors, the charge pump is sourcing or sinking its maximum
current, ICp. Therefore IOUT = Icp/27rAO, or
KV OUT - ICP (6.4)
AO 2w
Returning to equation 6.3,
tdown - tup AI 20AO td fo -- dU= 2O fd f= p (6.5)
fo
This equation is helpful because it tells us what design parameters we should
change to minimize the effect of a constant mismatch. Other than increasing the
PFD gain, there is a trade-off between minimizing crossover distortion, and allowing
mismatch based phase error. Not only does it lead to static phase error, it produces a
sideband in our phase noise. If we use the noise transfer functions from section 1.3.2
along with equation 3.41 we get the result shown in [8],
(Aff) = 20 log [I fBw N-AO]-2.lo[fefl (6.6)
V-2 fref fpL
Where fBw is the loop filter bandwidth, N is the average division ratio in a EA
PLL, and fPL is the dominant pole frequency. This will be discussed in more detail
in chapter 7.
6.3.2 Output Resistance
All real MOSFETs have finite output resistance. This can be modeled as two resistors
shunting the current sources, as shown. In the ideal case, IUP = IDOWN = ICp. With
the resistors in place, the actual current is modulated by the voltage at the node,
VCp. We get the following equation for actual charge pump current, in lock:
(IC + VDD VCP _ td ( VCP 0 (6.7)tup e sIsp + a M tdow rio (6.7)
rup rdown 
Since the output resistance of a MOSFET is proportional to drain current, it is
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Figure 6--6: The charge pump has current sources with finite output resistance.
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safe to assume rup = down = ro, so we simplify to get
tupVDD - (tup + tdown)VCP(tup - tdowzn)IP - = (6.8)
Thus, the only way tp = tdown is if VCP = VDD/ 2 . Otherwise, we get a finite phase
error as well as fractional spurs, with an equation similar to 6.6.
Recalling r = , rearranging gives us
tup - tdown 
tUpVDD - (tup + tdown)VCP
Unlike current source mismatch error, which can be drowned out with an increase
in current, we must reduce A for greater performance. This can only be achieved by
making devices longer, or cascoding.
6.3.3 Switch Issues
We will now investigate the previously alluded to minimum turn on and turn off
switching time. Before we can do that, how should we implement the switches?
Three basic configurations are source switching, drain switching, and gate switching
depending on where the switch is placed in relation to the current source transistor.
A diagram of this is shown in figure 6-7.
The drain switched charge pump has many negative parasitic effects. Because the
source voltage of the switching transistors changes as the switch turns on, large current
spikes are generated on each transition. Furthermore, turning the switch on and off
causes the current source transistor to move in and out of saturation, modulating
the charge pump current. The drain-bulk capacitances of the source transistors also
affect the switching speed since the switches have floating sources. Finally, because
the switches are so close to the output, clock feedthrough and charge injection is a
large problem. [9].
An alternative is switching at the source. Because the current source transistors
are always in saturation, charge sharing is smaller than the switch at the drain topol-
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Figure 6-7: Three common single-ended charge pump switch topologies: drain
switched, source switched and gate switched. Note that the current source imple-
mentation is unrealistic.
ogy. Also, gate charge injection is less of a problem, because the switch has a greater
overdrive voltage. [10]. Also note that the drain bulk capacitance problem of the drain
switched topology has been eliminated.
The third basic topology is grounding the gate of the current source transistors,
turning them on and off. An advantage here is extremely low injection problems, as
well as the widest output swing of the three topologies. A drawback is the switching
speed. For Snatching purposes, the current source transistors will be very large. Large
gates lead to high node capacitances, which need to be charged and discharged on
each transition. Increasing node capacitance for a fixed VDD and frequency lead to
increased power consumption.
Current Steering Switches
The speed problems of the previous topologies are all due to the need to swing a
large voltage across a capacitance. One way around large voltage swings is to use
current-mode switches, by replacing single switches with differential pairs. In this
topology, the node voltage swing is minimal, and hence switching speed is increased.
The drawback is a constant power dissipation, even in lock, through the unused
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Figure 6-8: A charge pump that uses current-mode logic and NMOS only switches.
differential transistor. Perhaps the biggest advantage to this topology is the ability
to use switches of all one type. This leads to a better match in switching time. In
the case where we had complimentary switches, the PMOS device is always two to
three times larger than an equivalent NMOS device. The PMOS's increased gate
capacitance makes the pull-up path slower than the pull-down path. The current-
mode NMOS only charge pump is shown in figure 6-8.
While this is a good idea, a large problem lies in the mismatched current path
between the UP and DOWN signals. The DOWN current is pulled directly from the
OUT node, whereas the UP current is reflected across with a PMOS mirror. Although
current mirrors are fast, the delay is significant enough to cause output spurs.
6.3.4 Differential Topologies
It is possible to eliminate many of the mismatch problems mentioned above with a
differential topology. The costs are increased power consumption and substantially
greater chip area, both due to increased circuit complexity and the need for two loop
filters.
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Figure 6-9: The simplest differential current steering charge pump.
Consider the charge pump shown in figure 6-9.
We are using all NMOS switches in a current steering configuration. This carries
all the benefits of the single ended case, with the added benefit that the UP path is
now identical to the down path. The differential topology has alleviated the need for a
PMOS mirror. Furthermore, each switch has the same source voltage, so the switching
times are well matched. This helps mitigate the impact of drain switching, which we
previously determined was inferior to source switching. By having all parameters as
well matched as possible, the large current spikes resulting from drain switching are
hopefully matched as well, and are therefore a common mode effect.
The common mode is something we need to address in the differential case, which
was not present in the single ended charge pumps. For completeness let us write out
the differential and common mode currents flowing for each set of inputs.
We note that the common mode current is identical in all cases, and is equal
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Table 6.1: Charge Pump Current Matrix
to the difference between the average current sourced into the loop filter, minus the
average current pulled from the loop filter. We can therefore implement a common
mode feedback (CMFB) loop to regulate these two currents.
6.4 Charge Pump Design
The final charge pump design is shown in figure 6-10.
We have used the differential current steering topology. To combat the problem
of output resistance, we use wide-swing cascoding.[10, 11] This technique allows the
maximum voltage swing by biasing the cascode transistors with a current dependent
voltage, so that the source transistors are always on the edge of saturation. The
cascode voltages are shunted with a capacitor to the supply, to help eliminate noise
feedthrough from the variable ICTL and CMFB circuit.
6.4.1 Common Mode Feedback Circuit
The CMFB design chosen is a switched capacitor (SC) type. In terms of fully differ-
ential op-amps, designers usually use SC CMFB when the op-amp will be used for
a SC circuit. The big advantage of the SC CMFB variety is a huge common mode
voltage range. Although a charge pump falls under the SC circuit category, we can
not directly use SC CMFB such as shown in [10], because the circuit draws a DC
current from the outputs of the charge pump. Considering the great lengths we have
taken to eliminate DC leakage, this is counterproductive. Another possibility is to
implement the loop filter resistor with the CMFB circuit. While this looks promising
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Figure 6-10: The final charge pump design with common mode feedback circuit.
at first, the loop filter must have excellent noise performance which is one of the
reasons why we would like to avoid active loop filters.1 To achieve comparable noise
performance from a SC resistor would require an inconveniently high clock frequency,
and result in large power dissipation.
Implementing the SC CMFB as shown in figure 6-11, we have opted to buffer the
charge pump voltage with source followers prior to the SC circuit. While this does
cut into our voltage swing, our swing is already reduced by the active cascoding, and
thus not the limiting path.
The switched capacitors sample the voltage at the source follower at phase one,
and average the charge onto the middle capacitor at phase two. This common mode
voltage is compared with the reference voltage, which also experiences a voltage drop
of one vs with the same bias current. The differential pair is set up in a low gain
configuration. To stabilize the loop, a lower gain is desired; however the low gain leads
'See chapter 7
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Figure 6-11: The common mode feedback circuit uses source follower buffers driving
the switched capacitor circuit.
to 30mV of DC error between the reference voltage and the common mode output.
Fortunately, the VCO is insensitive to this low common mode offset. Figure 6-12 is
a plot showing the stability of the common mode loop.
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Figure 6-12: The fast rise time indicates sufficiently high bandwidth for our purpose,
and the lack of peaking indicates good phase margin.
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Chapter 7
Loop Filter
Up to this point, the components we have designed all have fairly boring transfer
functions. 'The VCO is just a gain plus integrator, the charge pump and PFD is a
gain, and the divider is another gain. The loop filter is the only block whose transfer
function is completely up to us, and therefore strongly determines the closed loop
transfer function of the whole PLL. Let us begin by categorizing some commonly
used loop filters. Before we do this, we need to define the type of the filter. From
servomechanism terminology, the loop type specifies the number of perfect integrators
in the loop.[1. The VCO has an integrator, so a PLL is at least a type I system.
From feedback theory, we know that adding integrators to a system simultaneously
removes steady state error for increasingly high order inputs, and makes the loop
harder to compensate.[2] We will focus on Type II PLL's. These have zero steady
state phase error to an input step in frequency. For land-based wireless applications,
this is all we need. Type III and higher order PLL's have found uses in satellite
communication systems, where zero phase error in response to a frequency ramp is
needed. This arises from Doppler shifting, a phenomenon hard to achieve on land.
The next term to define is the PLL order. This is simply the order of the PLL
loop transfier function. Thus, the loop filter order is one less than the order of the
PLL.
One issue related to charge pump based PLL's is the delay that comes between
pulses from the PFD. The charge pump acts like a sample-and-hold, and there are
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Figure 7-1: Capacitor with shunt lag network.
stability concerns regarding such systems. It turns out that as long as the loop
bandwidth is two or more decades below the reference frequency fre,f, we can use
the average charge pump current. Designs with lower higher bandwidth to reference
ratios are also acceptable, but the added phase shift from the sampling can not be
neglected.
7.1 Third Order Type II PLL
A type II PLL will have one integrator in the loop filter, and one from the VCO.
Because we are using a charge pump, the charge pump capacitance already provides
this second integration for us. However, this can not be the whole loop filter, for a
system with two poles at zero is unstable. We need a zero in the left half plane to
draw the poles out. This can be implemented by shunting the integration capacitor
with a lag series capacitor and resistor. A schematic for the loop filter is shown in
figure 7-1, and the corresponding root-locus for the whole PLL is shown in 7-2.
The transfer function from charge pump current to VCO control voltage is given
by the impedance of the filter,
R 2C2s + (7
Z s) (R 2CIC2 S + C1 + C2 ) (7)
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Figure 7-2: The addition of a loop-stabilizing zero draws the double pole at zero out
into the left half-plane.
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7.1.1 Zero Location Trade-Off
From the root-locus plot and the impedance, we see it is necessary to have C2 > C1,
so that the added pole is sufficiently far out to have good phase margin. When the
singularities are so separated, the zero is at R 2C2, and the pole is at R 2(C1 11C2) 
R2C1. Unfortunately, along with stability, lag compensation brings pitfalls. From
figure 7-2, there are loop gains for which the zero is the lowest frequency singularity.
This causes an increase in closed loop gain, until the additional poles bring the gain
back down. This region of greater-than-unity gain results in jitter peaking. If an input
has some phase noise in the band of greater-than-unity gain, the PLL will amplify
this phase noise. In systems with cascaded PLL's, this is problematic.
The simple solution to this is to increase loop gain further, driving the pole closer
to the zero and thus narrowing the band of greater-than-unity gain. Unfortunately,
this leads to a pole-zero doublet, which we know causes excessively long settling times.
Thus our job is to trade-off between jitter peaking and settling time.
A more complex solution it to implement the zero-producing resistor artificially
using delay lines. This method avoids the pole-zero doublet, and removes the settling-
peaking relationship. For an example, see [3].
7.2 Fourth Order Type II PLL
To further attenuate high frequency noise from the charge pump switching, we can
cascade a first order R - C network after the previously investigated second order
loop filter. This third order loop filter still has only one integrator from C1, so we
have a fourth order type II PLL.
The complete transfer function for this loop filter is the following:
Z(s) = R2C2+l (7.2)
s(R 2R3C1C2C 3 s2+(R 2C 3+R 3C3+R2C1+R3C1)C2 s+(Cl C2 +C3 ))
Clearly this equation is too messy to gain any useful intuition. One condition
which makes analysis more tractable is to specify that the R3C3 pole is much higher
112
R3
from CP
II'
VCO
Figure 7-3: A second order loop filter with the addition of an R - C network.
than the poles of the second order filter. This ensures the added R - C leg has
minimal loading effect on the previous stage, and can thus be treated as the cascade
of a second order loop filter with an R - C filter. Detailed analysis shows that a fast
R 3C3 pole is not just a convenience, it is a necessity to ensure loop stability. For the
complete analysis, see [4].
7.3 G SM900 Transient Specification
As we mentioned in chapter 3, GSM900 uses a TDMA protocol. This means the
synthesizer must be able to switch between frequencies in a given time, which sets
an upper bound on settling time. The transient settling time is specified as within
10ppm in 150,/s, however we will strive for 0.1ppm in the same time interval, which
is something competitive synthesizers achieve.[5]
7.4 Loop Filter Design
An alternative to paper design is using a behavioral simulation tool. Unlike circuit
level analysis which takes too long to be useful in an iterative design flow, a behavioral
simulator is fast enough to be run multiple times to aid in parameter specification.
One such simulator is Michael Perrott's CppSim.[6] In order to use this tool, we need
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Figure 7-4: The gmC filter provides isolation between filter sections, so that the higher
order pole does not load the lower poles.
to decide upon the specifications of our PLL. For now, we will not explicitly address
the phase noise specifications and simply require that the output phase noise be lower-
bounded by the VCO phase noise, the best we can do. We begin with loop filter design
by using the PLL Design Assistant to locate our poles and zeros. Note that for loop
filter design we are ignoring detector noise, because the circuit neglecting the VCO
is similar to other works, and the ring oscillator VCO will have worse performance
than resonant VCO's in other PLL's. For our reference frequency we will use 26MHz,
which is standard.
Given the above parameters, the loop filter values we get are a gain K of 2.677 109,
a zero at 18.75KHz, a pole at 271.3KHz, and a second pole at 1MHz.
We will have difficulty placing these singularities with a completely passive im-
plementation and stay within component values reasonable for on-chip integration.
Therefore we have no choice but to use a second order loop filter, figure 7-1, followed
by a gmC OTA lowpass filter. The loop filter schematic is shown in figure 7-4.
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We first note that in reference to figure 7-1 K = C1 + C2, and R2C2 = fz. Also,
C227R22fp -1(73)
The exact values can therefore be found with some iteration in MATLAB. As for the
gC filter section, we know
m= 2ir 1MHz (7.4)C
We purposely chose large devices for two reasons, one to ensure maximum common
mode swing and the other to let us use a large C. Recall that the noise of this gC
filter is proportional to k, independent of gmin. Larger C values help offset the presence
of the active devices in our loop filter by reducing our noise at the cost of more power.
If we choose C = 5pF, the required tail current is 800nA.
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Chapter 8
Performance
8.1 GSM900 Frequency Range
The GSM900 specification calls for 124 channels of 200KHz bandwidth each, spaced
at 200Khz whose frequency is determined by the equation
fRF = 935.2 + 0.2(N - 1)MHz for N = 1,...,124
This received signal is downmixed by the local oscillator to an intermediate frequency
(IF) of 70MHz.[1] Thus, the corresponding local oscillator frequency is given by
fLo = 865.2 + 0.2(N - 1)MHz for N=1,...,124
8.2 VCO Performance
These performance results refer to the VCO designed in chapter 4, whose schematic
is shown in 4-7.
8.2.1 Tuning Range
We obtain the Kv characteristic from the oscillator by plotting frequency versus
control voltage, in figure 8-1. We have obtained a cubic equation representing Kv
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(8.1)
(8.2)
0.5 1 1.5
VCTL (V)
2 2.5 3
Figure 8-1: The oscillator's control voltage characteristic. Because this oscillator has
differential control lines, the other node is at VDD - VCTL.
versus VCTL for accurate simulation, however for most of the frequency range of
interest Kv = -102MHz/V. We see that we have covered both the transmitter
frequency range and the local oscillator frequency range for GSM900.
8.2.2 Phase Noise
To evaluate the phase noise performance of the VCO, we need to determine -' KAfpk'
a(T), and A(T). A(T) is fairly easy to determine by method one given in [2]. We
simulate the oscillator for a few periods of oscillation, injecting a current into one
node at a variable time and measuring the phase shift. The following A was obtained
for wo = 900MHz, figure 8-2.
Current Noise Normalization
As we discussed in chapter 2, equation 2.12 contains a parameter 'y which increases
with short channel devices. To estimate y, a ring oscillator was replicated from
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Figure 8-2: A over one period.
one presented in [3], and y was adjusted until our simulated results matched their
experimental results. With this value of y, we then computed the total device noise
into one node of our oscillator over one period of oscillation, shown in figure 8-3.
8.2.3 Total Phase Noise
Combining the results from the previous two sections and using equation 3.50 with
N = 8, we get a plot of the phase noise in the 1/f2 region in figure 8-4. We have not
included the effect of 1/f noise, because of the lack of reliable 1/f noise parameters
for our process. However, using equation 3.49, we find that the relation between
device corner and phase noise corner is
Wl/f3 = 0.0053 (8.3)
Wl/f
This aln-most certainly puts the 1/f3 corner within the bandwidth of the loop filter,
where it will be attenuated by the PLL.
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Figure 8-3: Amplitude of the mean square current noise. The faint line is the oscil-
lator's node voltage at the corresponding time.
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Figure 8-4: Oscillator phase noise. The stars represent the GSM900 phase noise
specification.
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As shown in figure 8-4, for higher frequencies the VCO does not meet GSM spec-
ification. However, this oscillator offers comparable performance to that presented in
[4] at lower power dissipation, even when process scaling is taken into account. The
power dissipation of this oscillator is 5.19mW from a 3.3V supply at 900MHz.
8.3 Divider Performance
The divider designed in chapter 5 is shown in figure 5-12. The divider consumes
5.14mW from a 3.3V supply, with a divide ratio of 32. With a divide ratio of 63,
power consumption increases to 5.34mW, again from a 3.3V supply. The maximum
operating frequency is 1.2GHz.
8.4 PLL Dynamic Behavior Simulation
We have simulated the whole PLL using CppSim, including the noise sources from the
PFD, charge pump, and active loop filter. We are using a third order ZA modulator
to feed the divider input. A transient simulation for small signal frequency steps is
shown in figure 8-5.
To simulate the PLL's large frequency step behavior, a custom PLL simulation
was written using MATLAB, documented in appendix B. When the divider changes
divide ratios too quickly, the phase detector's output exceeds the first modulus of
2r, and the PLL experiences what is called cycle slipping. In figure 8-6 we see that
the adaptive loop bandwith controller described in chapter 6 indeed improves the
transient behavior for such large steps.
8.5 PLL Phase Noise Simulation
Using the same simulation tool as the transient response, we have the complete phase
noise plot in figure 8-7. The charge pump has a 0.8ns reset pulse, and contributes a
total of 5.7- 10-23 A of current noise.Vz-
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CppSim Simulated Signal for Cell: thesis_final, Lib: SynthesizerExamples, Sim: test.par
60 70 80 90 100 1 10 120 130
Time (microseconds)
Figure 8-5: PLL response to small steps in divider value.
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Figure 8-6: The dotted line represents a PLL with a constant charge pump current,
and the solid line is the output of the PLL with the adaptive bandwidth controller.
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CppSim Simulated Phase Noise for Cell: thesis_final, Lib: SynthesizerExamples, Sim: test.par
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Frequency Offset from Carrier (MHz)
Figure 8-7: PLL phase noise.
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Appendix A
Notation
Throughout this paper, we will use the following notation to readily differentiate
between average quantities and small-signal quantities.
Table A.1: Variable Notation
Variable Total Quantity DC Average Small Signal
Voltage VGS VGS Vgs
Current iD ID id
In this paper equations governing MOSFETs are presented. Because NMOS and
PMOS physics are mostly the same, when possible only the NMOS equation will be
given, with the assumption that the PMOS form can be derived with the appropriate
sign and node label changes. In cases where there is a difference between the devices,
both cases will be presented.
Noise is written as a lowercase variable v or i for voltage or current noise, with
a subscript always proceeded by n for noise, then averaged with an over-line, and
squared to represent mean squared density. Thus, the label i2M4 means the drain
current noise of MOSFET M4, with units (A2 /Hz).
The variable LO used in some of the oscillator chapters refers to the local oscillator,
or the output of the VCO. The crystal frequency reference is denoted ff or ,,ref.
We denote the fourier transform of a signal x(t) by Fx(jw).
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Appendix B
Simulating the PLL in MATLAB
It is possible to simulate PLL dynamic behavior in MATLAB, using a discrete time
model. Here we will develop this model. Let At be the time increment with which
we will discretize our system. A capacitor's voltage can be expressed as
v[n + 1]- v[n] i[](B.1)
At C
From here, we can express the impedance of a second order loop filter whose
schematic is given in figure 7-1 as
i[n] v ____ - ____n]
vin +- 1] t - v2 At + vl[n] (B.2)
C1 R2 C 1
vvl[n] - v2[n] (B.3)
VL'2[n + A] at + V2[~] (B.3)R2C2
Where vl[n] is the control voltage, v2[n] is the lag capacitor voltage, and i[n] is
the average charge pump current. Note that we require two state variables to model
the filter since there are two capacitors.
Once we have the control voltage, the oscillator's output frequency is given by
fLo[n + 1] = Kv vl[n] (B.4)
133
The reference phase of the input is
,,ref [n + 1] = 27frfAt + 0 ref [n]
Now we can write the local oscillator phase, after the divider, as
OLO[n + 1] = fo[ + OLO[]  o[N
where N is the average division ratio.
Finally, the charge pump current is given by
i[n + 1] = 2wf[n]lcp2This can be simply written as a rix,
This can be simply written as a matrix,
OLo[n]Icp
27
1 1
R 2 C1S R2 C 1s
1 1+1
R 2C 2 R 2C 2s
K,
O0 0 
0 0
1
Cl s
0 0
0 00 0 0
0
0
0
0 0 1 0 0
0 2rsNs 0 1 0
IcP rICP0 0 ~~~27r 27r 0
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(B.5)
(B.6)
(B.7)
v [n + 1]
v2 [n + 1]
fLo[n + 1]
,re,f [n + 1]
OLO[n + 1]
i[n + 1]
vl[n]
V2 [n]
fLO [n]
Oref [n]
OLO [n]
i[n]
+
0
0
0
27rfref
0
0
(B.8)
